# HLee4\_Job\_1\_of\_2

Printed by HPS Server for

## **EAST**

Printer: cp4\_3c03\_gbfhptr

Date: 07/17/02

Time: 10:48:26

### **Document Listing**

Document	Selected Pages	Page Range
US20020084189	26	1 - 26
US20010015321	9	1 - 9
US006399479	13	1 - 13
US006387764	36	1 - 36
US006297554	8	1 - 8
US006245655	14	1 - 14
US006224737	7	1 - 7
US006211040	7	1 - 7
US006207494	21	1 - 21
US006184158	16	1 - 16
Total (10)	157	-

# HLee4\_Job\_1\_of\_1

Printed by HPS Server for

## **EAST**

Printer: cp4\_3c03\_gbfhptr

Date: 07/17/02

Time: 10:37:54

### **Document Listing**

Document	Selected Pages	Page Range	
US20020068427	12	1 - 12	
US006207222	15	1 - 15	
US006120844	12	1 - 12	
US006106678	13	1 - 13	
US006066358	13	1 - 13	
Total (5)	65	-	

# HLee4\_Job\_2\_of\_2

Printed by HPS Server for

## **EAST**

Printer: cp4\_3c03\_gbfhptr

Date: 07/17/02

Time: 10:48:26

### **Document Listing**

Document	Selected Pages	Page Range
US005366929	11	1 - 11
Total (1)	11	-

The state of the s	Hits	Search Text	ÐВ	Time stamp
-	37	dielectric and (bottom adj up) with (growth or deposition)	USPAT; US~PGPUB	2002/07/17 15:10
Ž.	2504	(silicon adj oxide) same plasma with deposition	USPAT; US-PGPUB	2002/07/17 15:10
3	155	((silicon adj oxide: same plasma with deposition) and TEOS and "O.sub.3"	USPAT; US-PGPUB	2002/07/17 15:11
4	5.6	(silicon adj exide) same plasma with deposition, and TEOS and "O.sub.3" and (Cvia or trench or opening or hole or recess with silicon add exide	USPAT; U3-PGEUB	2002/07/17 15:12
5	52			L1 28 - 117 18:19

US-PAT-NO: 6413583

DOCUMENT-IDENTIFIEF: US 6413583 E1

TITLE: Formation of a liquid-like silica layer by reaction

of an organosilicon

compound and a hydroxyl forming compound

U.S. Pat. No. 5,593,741, issued Jan. 14, 1997, describes a gap fill process

using **silicon oxide** layers produced by combining organosilicon compounds such

as tetraethoxysilane (TEOS, also known as

tetraethylorthosilicate) with oxygen

and/or ozone. The process can include an optional source of water, such as

water vapor, hydrogen peroxide, or an alcohol that forms water when oxygenated.

The gap fill layers are deposited subsequent to plasma enhanced deposition of a

conformal layer from the same components by turning off a power source used to

form a **plasma**. The presence of water in the reactor was believed to result in a slightly imprived gap fill process.

U.S. Pat. No. 5,610,105, issued Mar. 11, 1997, describes an intermetal

dielectric layer produced by low temperature PECVD of  $\underline{\text{TEOS}}$  and water, rollowed

by annealing in an exygen atmosphere to densify the dielectric layer.

Y.S. Pat. No. 5,710,079, issued Jan. 20, 1998, describes a gap fill process

using silicon oxide layers produced by combining organosilicon compounds such

as  $\overline{\text{TEOS}}$  with extne and water using UV light to decompose the excne. Fapid

decomposition of the ozone was assumed to firm atomic oxygen that combines with

water to form peroxide.

U.S. Pat. No. 5,860,646, issued Nov. 1, 1884, describes a gap fill process using silicon oxide layers produced by commining  $\underline{\text{TEOS}}$  with acetic acid. The nightly electronegative oxygen in  $\underline{\text{TEOS}}$  reacts with hydrogen from the acetic acid to form hydroxyl groups within the deposited silicon oxide film.

The present invention provides a method and apparatus for uniformly depositing a silicon oxide layer having a low dielectric constant for use as a gap fill layer, a pre-metal dielectric layer, an inter-metal dielectric layer, or a shallow trench isolation dielectric layer in sub-micron devices. The method comprises reacting one or more silicon compounds that contain carbon (i.e., organosiliden compounds) with a hydroxyl forming compound at a substrate temperature less than about 400.degree. C. The ordanosilicon compounds preferably contain one or more silicon-carbon bonds that remain in the deposited dielectric layers after reaction with a hydroxyl forming sempound such as hydrogen peroxide or dimethyldioxirane. hydroxyl forming compound may be produced prior to, or during deposition, such as by oxidation of water using ozone and UV light, by reaction of acetone and potassium monoperoxy sulfate to form dimethyldioxirane, or by oxidation or an organic compound that forms hydroxyls, such as oxidation of isopropyl alcohol with ozone or oxygen to produce acetone and hydrogen peroxide. In addition, the hydroxyl forming

reacts with siloxane compounds to form hydroxyl groups, or an acid compound

compound could be an acid such as acetic acid that provides

that reacts with water to form hydroxyl compounds.

hydrogen that

The organisilizen compounds that produce uniform, low k dielectric layers preferably include one or more silicon-hydrogen bonds such as methylsilane, CH.sab.3 SiH.sab.3, dimethylsilane, (CH.sab.3).sub.2 SiH.sub.2, trimetrylsilane, (CH.sub.3).sub.3 SiH, and 1,1,3,3-tetramethyldisiloxane, (CH.sub.3).sub.2 --SiH--O--SiH--(CH.sub.3).sub.2. Gap fill layers can also be uniformily deposited from other organisiliden compounds such as tetramethylsilane, (CH.sup.3).sup.4 Si, and tetraethylorthosilicate (TEOS). The silicon oxide layers are cured at low pressure and high temperature to stabilize film properties such as moisture content.

The present invention provides a method and apparatus for uniformly depositing a silipon oxide layer having a law dielectric constant -k\$lt;about 4). The silicon oxide layer is produced by reacting an organosilidon compound, such as an organosilane or organosiloxane, with a hydroxyl forming compound such as H.sub.2 O.sub.2, dimethyldioxirane, acetic acid, or water at a substrate temperature less than about 400.degree. C. The silicon oxide lawer can be used as a gap fill layer, a pre-metal dielectric layer, an inter-metal dielectric layer, and a shallow trench isolation dielectric layer in sub-midron devices. The silicon chide layer is cured at temperatures less than about 500.dedree. C. to form a carbon doped silicon oxide film.

When a gap fill layer is deposited on a liner layer, the liner layers are preferably prepared by oxidizing an organo silicon compound, such as listed above, with exygen (0.sub.2) or exygen containing compounds such as nitrous exide (N.sub.2 O), crone (0.sub.3), or carbon diexide (CO.sub.2), preferably 0.sub.2 or N.sub.2 O, such that the carbon content of the

J. Sub. 2 of N. Sub. 2 of Such chief cut cut in contract the

deposited film is from about 1 to about 50% by atomic weight, preferably from about 5 to about 30%. The oxidized organo silicon layer has a dielectric perstant of about 3.0 and has excellent parrier properties. The oxidized organo silicon layers further have high oxide content in comparison to denventional low k dielectric layers and good adhesion properties. Oxidizing compounds are preferably dissociated to increase reactivity prior to entering a reaction chamber. RF power can also be coupled to the deposition chamber to increase dissociation of the oxidizing compounds. The oxidizing compounds may also be dissociated in a remote microwave chamber or remote plasma chamber prior to entering the deposition chamber to reduce excessive dissociation of the silicen containing compounds. Deposition of the silicon oxide layer can be continuous or discontinuous. Although deposition preferably occurs in a single deposition chamber, the layer can be deposited sequentially in two or more deposition chambers. Furthermore, RF power can be dycled or pulsed to reduce heating of the substrate and promote greater purceity in the deposited film. During deposition of the silicon oxide layer, the substrate is maintained at a temperature of from about -20.degree. C. to about 400.degree. C., and preferably is maintained at a temperature of approximately -20.degree. 0. to 40.degree. 0. For the gap fill layers, an organisilizer compound as described above is exidized during deposition by reaction with a hydroxyl forming compound such as

by reaction with hydrogen peroxide (H.sub.2 O.sub.2), which can be produced in the reaction system by combining ozone (O.sub.3) and water (H.sub.2 0).sub.2

preferably in the presence of UV light having a wavelength of about 254 nanometers as described in U.S. Pat. No. 5,710,079 (which is incorparated by reference herein), by reaction with an oxirane compound dimethyldroxirane as described below, by oxidation of an organic compound as described in U.S. Pat. No. 4,303,632 (which is incorporated by reference herein), or by reaction with acetic acid as described in U.S. Pat. No. 5,360,646 (which is incorporated by reference herein). The hydroxyl forming compounds are also preferably dissociated in a remote RF or microwave chamber. Preferably, the gap fill layer has a carbon content that is from about 1 to about 50 by atomic weight, most preferably about 5 to about 30%. During deposition of the gap fill layer, the substrate is maintained at a temperature from about -20.degree. C. to about 400.degree. C., and preferably a temperature from about -20.degree. C. to about 40.degree. C. for organosilicen compounds containing Si--C bonds. After curing at a temperature greater than about 400.degree. C., the gap fill layer has a dielectric constant less than-about 3.5. The exidized ordano silicon layers further have good adhesion properties.

One suitable CVD reactor in which a method of the present invention can be carried out is shown in FIG. 2, which is a vertical, cross-section view of a parallel plate chemical vapor deposition reactor 10 having a high vacuum region 15. Reactor 10 contains a gas distribution manifold 11 for dispersing process gases through perforated holes in the manifold to a substrate or wafer (not shown) that rests on a substrate support plate or susceptor 12 which is raised or lowered by a lift motor 14. A liquid injection system

(not shown), such as typically used for liquid injection of TEOS, may also be provided for injecting a liquid organosilane and/or organosiloxane compound. The preferred organosilidon dompounds are gases. The oxidized organosilane or organosilowane layer of the present invention can he used to replace silicon oxide layers in most applications. An embodiment that demonstrates the versatility of the present invention is a three-layer gap fill process as shown in FIG. 6 using the reactor of FIG. 2. Referring to FIG.  $\ell$ , a substrate is positioned 200 in the reactor 10 and an oxidized organosilane layer having a low dielectric constant is deposited 205 by a PECVD process from a plasma comprising an organosilane compound and/or an organosilemane compound, and an exidizing gas such as 0.sub.2 or N.sub.2 0. The deposition step 205 can include a capacitively coupled plasma or both an inductively and a capacitively coupled plasma in the chamber 15 according to methods known in the art. An inert gas such as helium is dommonly used in the PECVD process to assist in plasma generation. A gap fill layer is then deposited 210 on the liner layer in accordance with the present invention, preferably by reacting an organosilane or organosiloxane compound used to produce the liner layer with a hydroxyl forming compound. The gap fill layer is preferably self-planarizing, and preferably is hydrophobic after curing to remove water. A cap layer is then deposited 215 on the dap fill layer, preferably using the same process for depositing the liner layer. The substrate is then removed 220 from the reactor 10. Trimethylsilane, (CH.sub.3).sub.3 SiH, at 500 sccm

07/17/2002, EAST Version: 1.03.0002

Isopropyl Alcohol, at 1000

mg/min Ozone, O.sub.2 with 12 wt & O.sub.3, at E100 sccm Helium, He, at 4000 saam reacting a silicor compound selected from a group consisting of methylsilane, dimethylsilane, trimethylsilane, and combinations thereof, with a hydroxyl forming compound produced from an exidizing gas comprising oxyden (0.sub.2) and about 6-20 wt % of ozone (O.sub.3) to deposit a film comprising silicon-carbon bonds on a patterned semiconductor substrate; and depositing a first dielectric layer comprising silicat, exygen, and darbon from process gases comprising trimethylsilane and a hydroxyl forming compound produced from an oxidizing gas comprising oxygen (0.sub.2) and about 6-20 wt %

of ozone (O.sub.3);

I Number 1	Hits Search Text 13 dielectric same .(bottom adj up with (growth or deposition)	DB DSEAT; DU-EREME	Time stamp 2000 00/10 10:48
2	0 dielectric same bottom as, up with growth or deposition		21 . 7107 25:34
3	<pre>1 dielectric and obstanced, up with    growth or deposition</pre>		1,702 7 17 11:15
	37 dielectric and   hottom ad; up   with   growth or deposition;;		2002/47/17/10:39
5	24 (dielectric and ((bottom adj up)) with growth or deposition);) not (dielectric same ((bottom adj up)) with (growth or deposition));	USPAT; US-PGPUB	2002/07/17 10:39

US-PAT-NO: 6106678

DOCUMENT-IDENTIFIER: US 6106678 A

TITLE: Method of high density plasma CVD gap-filling

#### ----- EWIC -----

Plasma enhanced chemical vapor deposition (PECVD) has been used for depositing

intermetal **dielectric** layers at low temperatures in integrated circuit

applications. A publication by M. Gross et al entitled "Silicon dioxide trench

filling process in a radio-frequency hollow cathode reactor", J. Vac. Sci.

Technol. B 11(2), March/April 1993, describes a process for void-free silicon

dioxide filling of trenches using a hollow cathode reactor wherein silane gas

is fed through a top target which supports a low frequency (1 MHz), low

pressure (.about.0.2 Pa) exygen and xenon discharge. In this process, high ion

bombardment and a low rate of gas phase reaction produce an ion induced

reaction with surface adsorbates, leading to directional chide film growth

whereby trenches with one micron openings and aspect ratios up to 2.5:1 are  $\,$ 

filled at rates over 400 A/min.

A publication by P. Shufflebotham et al. entitled "Biased Electron Cyclotron

Resonance Chemical-Vapor Deposition of Silicon Dioxide Inter-Metal **Dielectric** 

Thin Films," Materials Science Forum Vol. 140-142 (1993) describes a

lcw-temperature single step gap-filled process for use in inter-metal

<u>dielectric</u> (IMD) applications on wafers up to 200 mm in diameter wherein

sub-0.5 micron high aspect ratio gaps are filled with

Si0.sub.2 utilizing an 0.sub.2 --Ar--SiH.sub.4 gas mixture in a biased electron cyclotron resonance plasma-enhances chemical-vapor deposition (ECR-CVD) system. That single step process replaced sequential gap-filling and planarization steps wherein TVI Si1.sub.2 was subjected to plasma etch-back steps, such technique being unsuitable for gap widths below 0.5 microns and aspect ratios (gap height:width) above 1.5:1.

Microwave energy represented by arrow 14 travels through dielectric window 15 and enters the plasma generating chamber 3, the walls of which are water cooled by water supply conduit 17. Electromagnetic coils 18 below substrate holder 7 are used for shaping the magnetic field in the vicinity of the substrate 6. A DC power source 19 provides power to the substrate holder 7 for electrostatically clamping substrate 6.

In order to provide a vacuum in chamber 21, a turbo pump is connected to outlet port 30 and a pressure control valve can be used to maintain the desired vacuum pressure. Reactants such as an oxygen-containing reactant (e.g., oxygen) and a silicon-containing reactant (e.g., silane) can be supplied into the chamber by conduits 31, 31 which feed the reactant cases to a gas distribution rund extending around the underside of dielectric window 33 or the resitants can be supplied through a dielectric showerhead window. A TCP coil 34 located outside the chamber in the vicinity of the window is supplied RF power by EF source 35 and associated direuitry 36 for impedance matching, etc. When a substrate is processed in the chamber, the RF source 35 supplies the TCP c.il 34 with FF current at 13.56 MHz and the FF source 26 supplies the lower electrode with E.F.

current at 410 kHz.

Film stoichiometry determines many important film properties such as stress, OH content, refractive index, dielectric constant, breakdown viltage, density, etc. The film stoichiometry depends on the relative dincentrations of exygen iths and the adsorbed SiH.sub.x species responsible for film growth. In practice, the O.sub.2 to SiH.sub.4 gas flow ratio is the most direct external control of this ratio. For instance, as the O.sub.2 /StH.sub.4 ratio increases, CH content increases and refractive index detreases. The optimum reaction for stoichiometric SiO.sub.2 is represented by the reaction 0.sub.2 +SiH.sub.4 .fwdarw.SiO.sub.2 +2H.sub.2, which results in minimal Si--OH and Si--H incorporation in the film. Lowering the O.sub.2 /SiH.sub.4 ratio below unity starves the reaction of exygen, and excess silicon begins to appear in the oxide. Wafer temperature can also affect properties normally controlled through the film stoichiometry. For instance, reduced stress can be obtained at lower wafer temperatures.

uniformity of .ltdreq.1.6%, deposition rate of 5300 .AMG./min, breakdown strength of .gtoreq.8 MV/cm, <u>dielectric</u> constant of 4.7.+-.0.1, stress compressive) of 100.+-.50 MPa, refractive index at 6328 .AMG. of 1.485.+-.0.015, OB content of .ltdreq.0.5 atomic %, H.sub.2 0 content of below its detection limit and particulate density of .ltdreq.0.3 cm.sup.-2.

The gap-fill process according to the invention can also be carried but with the apparatus shown in FIG. 2 as follows. The reaction chamber can comprise a short bylindrical vacuum chamber evacuated with a side mounted turbo molecular

pump providing a pumping speed of approximately 550 liters/second. The O.sub.2 and SiH.sub.4 reactant gases can be introduced through separate gas rings located at the outer edge of the TCP window. Plasma can be generated using a TOP source consisting of a spiral coil ocerated at 13.56 MHz. Such TOP sources couple PF power into the plasma inductively through a dielectric windsw, generating a planar, high density plasma at iou pressures. Wafers can be mechanically clamped at their outside edge onto an aluminum electrode located 10 cm from the TOE window. The temperature of the electrode can be maintained at 10.degree. C. and wafer temperature control can be accomplished through the application of static He pressure to the backside of the wafer. A large DC sheath valuage above the surface of the wafer can be privided by supplying RF power to the electrode. The use of TCP-CVD for depositing high-quality SiO.sub.2 inter-metal dielectric (IMD) in sub-half micron, high aspect ratio daps involves simultanerus deposition and sputtering of SiO.sub.2. The resultant anisotropic deposition fills gaps from the bottom-up and the angular dependence of the sputtering yield also prevents the tops of the gaps from pinching off during deposition. Spattering is produced through the application of a large RF rias to the wafer. The bias power determines the sheath voltage above the wafer essentially andependently of plasma generation. High bias powers generate large sheath voltages, and thus energetic ion bombardment of the wafer surface. In absence

07/17/2002, EAST Version: 1.03.0002

of an PF bras, the film quality and gap-filling performance

jagged appearance of the sidewall film subsesting that it

heavy deposits forming above metal lines shadow the trench

are poor and to a

is very rimous and

hottoms from
deposition and eventually pinch-off the gap, leaving a
toia.

FIG. 5 shows an illustration of a deliberately layered map-fill process of

Sic.sub.2 in a gap 38 formed by Al lines 40 and wherein Ri-rich layers 42 are

produced by reducing the 0.sub.2 flow by 50% for 2 seconds  $\ell$  times during the

deposition. As is clearly evident, the process results in very low sidewall

deposition, bottom-up progression of the fill, and roughly
45.degree. facets

characteristic of sputtering. This tendency of the physical sputtering yield

to maximize at 45.degree. off normal is beneficial for sub 0.5 .mu.m

gap-filling because it prevents voids by preferentially removing the shoulders

with minimal impact on the deposition rate on horizontal surfaces.

Electron cyclotron resonance plasma chemical vapor deposition (ECR-CVD) and

transformer coupled plasma CVD (TCP-CVD) systems can be used to target the next  $% \left( \frac{1}{2}\right) =0$ 

generation intermetal <u>dielectric</u> (IMD) deposition market. TCP can generate a

high density plasma (>1.times.10.sup.11 ions/cm.sup.3) and sustain it even

at a very low pressure (<10 mTorr). The advantages of high density FECVD

such as TCF-CVD include increased throughput, uniform ion and radical densities

ever large areas, and subsequent manufacturability of scaled-up reactors. When

complemented with a separate EF biasing of the substrate electrode, TCF-CVD

systems also allow independent control of ion bombardment energy and provide an

anditional degree of freedom to manipulate the plasma deposition process.

In the ECR-IVD or TCP systems, film growth occurs by an in-activated reaction between oxygen species impinging onto the wafer from the

plasma source and silane fragments adsorbed on the wafer. Using ECR/TCP-CVD, sub-0.5 .mu.m, high aspect ratio gaps can be filled with superb quality SiO.sub.2 dielectric on 8" diameter wafers. In essence, the ECR/TCP-CVD system provides a manufacturable intermetal dielectric CVD process that utilizes high density plasmas.

US-PAT-NO: 5184158

DICUMENT-IDENTIFIER: US 6184158 B1

TITLE: Inductively coupled plasma CVD

#### ----- KMIC -----

A method of depositing a **dielectric** film on a substrate in a process chamber of an inductively coupled plasma-enhanced chemical vapor deposition reactor. Sap filling between electrically conductive lines on a semiconductor substrate and depositing a cap layer are achieved. Films having significantly improved physical characteristics including reduced film stress are produced by heating the substrate holder on which the substrate is positioned in the process chamber.

The present invention relates to a method and apparatus for high-density plasma-enhanced chemical vapor deposition of semiconducting and <u>dielectric</u> films and more particularly to techniques for depositing such films into high aspect ratio gaps on semiconductor substrates such as silicon wafers having metal interconnection layers.

Plasma-enhanced chemical vapor deposition (PECVD) has been used for depositing intermetal <u>dielectric</u> layers at low temperatures in integrated circuit applications. A publication by M. Gross et al. entitled "Stlipon dioxide trench filling process in a radio-frequency hollow cathode reactor", J. Vac. Sci. Technol. B 11(2), March/April 1993, describes a process for void-free silipon dioxide filling of trenches using a hollow cathode

reactir wherein silane gas is fed through a top target which supports a low frequency 1 MHz), low pressure (.abtut.0.2 Pa) exygen and xenon discharge. In this process, high its bimbardment and a low rate of gas phase reaction produce an ion induced reaction with surface adsorbates, leading to directional exide film growth whereby trenches with one micron openings and aspect ratios up to 0.5:1 are filled at rates over 400 .ANG./min.

A publication by P. Shufflebotham et al. entitled "Biased Fleatran Cycletron Fesonamice Chemical-Vapor Deposition of Silicon Dioxide Inter-Metal Dielectric Thin Films, "Materials Science Forum Vol. 140-142 (1993) describes a low-temperature single step gap-filled process for use in inter-metal dielectric (IMD: applications in wafers up to 200 mm in diameter wherein sub -0.5 micron high aspect ratio daps are filled with SiO.sub.2 utilizing an O.sub.2 --Ar--SiH.sub.4 gas mixture in a biased electron gydlotron resonande plasma-enhances chemical-vapor deposition (ECR-CVD) system. That single step process replaced sequential gap-filling and planarization steps wherein CVD Si0.sub.2 was subjected to plasma etch-back steps, such technique being unsuitable for gap widths below 0.5 microns and aspect ratios (gam height:width) above 1.8:1.

Frior art apparatuses suffer from several serious disadvantages with respect to IMD applications. ECR and helicon sources which rely on magnetic fields are complex and expensive. Moreover, magnetic fields have been implicated to bause damage to semiconductor devices on the wafer. ECR, helical and helical resonator sources also generate plasmas remotely from the wafer, making it very

difficult to produce uniform and high quality films at the same time and also difficult to perform in-situ plasma cleans necessary to keep particulates under control without additional equipment. Furthermore, ECR, helican and helical resonator, and domed inductively-coupled plasma systems require large, complex dielectric vacuum vessels. As a corollary scale-up is difficult and in-situ plasma cleaning is time consuming.

The present invention is directed to processes that employ an inductively coupled plasma-enhanced chemical vapor deposition (IC FECVD: high density plasma system. The system is compact, in-situ cleanable and produces high quality semiconductor and dielectric films.

In one aspect, the invention is directed to a method for filling gaps between electrically conductive lines on a semiconductor substrate comprising the steps of: providing a substrate in a process chamber of an inductively coupled plasma-enhanced chemical vapor deposition reactor which can include a substantially planar induction coil; introducing a process gas which can include a noble gas into the process chamber wherein the amount of noble gas is sufficient to assist in gap filling; and drowing a dielectric film on the substrate with dielectric film being deposited in gaps between electrically conductive lines on the substrate.

In another aspect, the invention is directed to a method for filling gaps between electrically conductive lines on a semiconductor substrate comprising the steps of: providing a substrate in a process chamber of an inductively coupled plasma-enhanced chemical vapor deposition reactor which can include a substantially planar induction ocil; filling gaps between

electrically conductive lines on the substrate by: (i) introducing a first process gas which can include a noble gas into the process chamber wherein the amount of noble gas is sufficient to assist in gap filling; and (ii) griwing a first dielectric film in the gaps at a first deposition rate; and depositing a capping layer comprising a second dielectric film onto the surface of sain first dielectric film by introducing a second process gas into the process chamber, said rapping layer being deposited at a second deposition rate that is higher than the first deposition rate.

In a further aspect, the invention is directed to a method of depositing a

<u>dielectric</u> film on a substrate comprising the steps of: providing a substrate

In a process chamber of an inductively coupled plasma-enhanced chemical vapor

deposition reactor wherein the substrate is positioned on a substrate holder;

introducing a process gas which can include a noble gas into the process

chamber, wherein the amount of noble gas is sufficient to assist in depositing

the <u>dielectric</u> film; controlling the temperature on a surface of the substrate

holder; and energizing the process gas into a plasma state by industively

coupling RF energy into the process chamber and growing a **dielectric** film on

the substrate.

.

In order to provide a vacuum in chamber 21, a turbo pump is connected to outlet

port 30 and a pressure control valve can be used to maintain the desired vacuum

pressure. Process gases can be supplied into the chamber by conduits 31,  $^{-1}2$ 

which feed the reactant gases to gas distribution rings extending around the

underside of **dielectric** window 33 or the process gases can be supplied through

a dielectric showerhead window. An external IOP boil 34 located outside the chamber in the vicinity of the window is supplied with RF power by RF sounde 35 and associated direuitry 36 for impedance matching, etc. As is apparent, the external industion still is substantially planar and denerally comprises a single conductive element formed into a planar spiral or a series of concentric rings. The planar configuration allows the coil to be readily scaled-up by employing a longer conductive element to increase the coil diameter and therefore accommodate larger substrates or multiple coil arrangements could be used to denerate a uniform plasma over a wide area. When a substrate is processed in the chamber, the RF source 35 supplies the coil 34 with RF current preferably at a range of about 100 kHz-27 MHz, and more preferably at 18.56 MHz and the PF source 26 supplies the lower electrode with RF current preferably at a range of about 100 kHz-27 MHz, and more preferably at 400 kHz, 4 MHz or 13.56 MHr. A large DC sheath voltage above the surface of a substrate can be provided by supplying FF power to the electrode.

PF bias is applied to the substrate to generate ion bombardment of the growing film during the gap filling step. The RF frequency can be anything above the value necessary to sustain a steady state sheath, which is a few hundred kHz. Substrate bias has numerous beneficial effects on film properties, and can also be used to simultaneously sputter the growing film in the gap-fill step. This allows narrow, high aspect ratio gaps to be rapidly filled with high quality dielectric. FF bias can be used during the cap layer deposition step.

The deposition of SiO.sub.2 into sub-0.5 micron high aspect ratio gaps by the

inventive process involves the simultaneous deposition and sputtering of Si0.sub.2. The resultant anisotropic **deposition** fills gaps from the bottom-up and the angular dependence of the sputtering yield also prevents the tops of the gaps from pinching off during deposition. An important feature of most high density plasma systems is that the bias power determines the sheath voltage above the wafer essentially independently of plasma generation. High bias powers generate large sheath voltages, and thus energetic ich bombardment of the wafer surface. In the absence of an RF bias, the film quality and gap-filling performance tend to be poor due to a jagged aspearance of the sidewall film suggesting that it is very porous and heavy deposits forming above metal lines shadow the trench bottoms from deposition and eventually punch-off the gap, leaving a void.

In ICP systems, SiO.sub.2 film growth occurs by an ion-activated reaction between oxygen species impinging onto the wafer from the plasma source and silane fragments adsorbed on the wafer. Using ICP-CVD, sub-0.5 .mu.m, high aspect ratio gaps can be filled with high quality SiO.sub.2 dielectric on 8 in. (20.32 cm) diameter wafers. In essence, the ICP-CVD system provides a manufacturable intermetal dielectric CVD process that utilizes high density plasmas.

It has been demonstrated that for high density PECVD, improved deposition rate and uniformity can be achieved by employing a gas distribution system which provides uniform, high flow rate delivery of reactant pases onto the substrate surface, to both increase the deposition rate and to minimize the champer cleaning requirements. A suitable gas distribution system

is disclosed in copending application Ser. No. 68/672,318, filed on Jun. 2:, 1996, entitled "FC JUSED AND THERMALLY CONTROLLED FLACKA FROCESSING SYSTEM AND METHOD FOR HIGH DEMSITY FLASMA CHEMICAL VAPOR DEPOSITION OF **DIELECTRIC** FILMS," by Brian McMillin et al., which application is incorporated herein.

The system further includes an antenna 150, such as the planar multiturn coil shown in FIG. 4, a non-planar multiturn coil, or an antenna having another shape, powered by a suitable RF source and suitable RF impedance matching circuitry inductively couples RF energy into the chamber to provide a high density plasma. The chamber may include a suitable vacuum pumping apparatus for maintaining the interior of the chamber at a desired pressure. A dielectric window, such as the planar dielectric window 155 of uniform thickness shown in FIG. 4, or a non-planar dielectric window, is provided

window, is provided between the antenna 150 and the interior of the processing chamber 140 and firms the vacuum wall at the top of the processing chamber.

A primary gas ring 170 is provided below the dielectric window 155. The gas ring 170 may be mechanically attached to the chamber housing above the substrate. The gas ring 170 may be made of, for example, aluminum or anodized aluminum.

A secondary gas ring 160 may also be provided below the **dielectric** window 155.

One or more gases such as Ar and 0.sub.2 are delivered into the chamber 140 through outlets in the secondary gas ring 160. Any suitable gas ring may be used as the secondary gas ring 160. The secondary gas ring 161 may be located above the gas ring 170, separated by an optional spacer 165 formed of aluminum

or anodized aluminum, as shown in FIG. 4.

. .

Alternatively, although not shown, the secondary gas ring 180 may be located below the gas ring 170, in between the gas ring 170 and the substrate 121, or the secondary gas ring 180 may be located below the substrate 120 and criented to inject gas vertically from the chamber floor. Yet another alternative is that the Ar and O.sub.2 may be supplied through outlets connected to the chamber floor, with the spacer 165 separating the dielectric window 155 and the primary gas ring 170.

Another gas injection system that can be used employs a plurality of injectors as illustrated in FIG. 5. In this embodiment, the orifice 187A is criented to introduce the gas along an axis of injection (designated "A") in a direction printing away from the wafer 120A (and toward the dielectric window). The angle or axis of injection may be along the axis of the infector (designated "B") or, alternatively, at an angle of up to about 90 degrees or higher with respect to the axis of the injector. In this configuration, the axis of injection may range from about 5 to <90 degrees, preferably about 15 to 75 degrees, and most preferably, about 15 to 45 degrees from the plane of the substrate. This design retains the feature that the process das is focused arove the wafer which leads to high deposition rates and good uniformity, and further provides the advantage of reduced susceptibility to orifice clegging. The reduced patential of the arifice clagging thus allows more wafers to be processed before injector cleaning is required, which ultimately improves the wafer processing throughput.

The IC FECVD system generates a high density, low pressure

plasma in a process gas comprising components that form the semiconducting or dielectric, and cap films. The inventive process is applicable to depositing any suitable semiconducting, dielectric and/or cap film including, for example, nydrogenated amorphous silicth Si:H, silicon oxide Si@.sub.x, where x is 1.5 to 2.5, silicon mitride, SiN, silicon cxyfluoride, SiO.sub.x F.sub.y where  $\times$  is 1.8 to 2.5 and y is 2 to 12, and mixtures thereof. It is understood that both stoichiometric and non-staichiometric compounds can be deposited and the values of x and y can be controlled by regulating the process parameters such as, for example, the choice of reactant gases and their relative flow rates. It is empeated that inorganic and organic polymers can also be deposited. A preferred dielectric and cap film comprises \$10.sub.?. While the invention will he illustrated by describing the deposition of \$10.sub.2, it is understood that the invention is applicable to other films.

The components of the process gas will depend on the semiconducting and/or dielectric film to be deposited. With respect to silicon-containing films the pricess gas can comprise, for example, silane (SiH.sub.4), tetraethylorthosilicate (TEOS), 1,3,5,7-tetramethyloyclotetrasiloxane (TMCTS), disilane (Si.sub.2 H.sub.6) or other silicon-containing organizmetallic dases. The process gas may include a noble gas preferably Ar, Kr, Xe, and mixtures thereof to control plasma properties or sputtering rates particularly during the gap filling step prior to depositing the cap layer. To incorporate. non-silicon compenents into the film, the process gas may include a reactant gas such as, for example, H.sub.2, O.sub.2, N.sub.2, NH.sub.3, NF.sub.3, N.sub.2 0, NI and mixtures thereof. Reactant gases may

also comprise boron and/or phosphorous containing gases to produce boro-phospho-silicate glass (BSG), boro-silicate glass (BSG), and phospho-silicate gas (BSG) films.

The FTIF spectra, shown in FIG. 2, illustrate the relevance of reactions I and II. At low F, Si--OH and Si--HOH absorbance bands were observed, but not for Si--H. At high F, there was no detectable Si--OH, but both Si--H and sub-oxide (Si.sub.2 0.sub.3) Si--0 bands were present. At intermediate R, just on the 0.sub.2 -rich side of the critical range, there appears to pe minimal Si--OH and Si--H incorporation. The intermediate R range is optimum for achieving the desired dielectric constant. The refractive index can also be used as a daude fir the preferred operating conditions since refractive indices between 1.465 and 1.480 correspond to films having good **dielectric** constants.

The SEMs shown in FIGS. 3A, 3B, 3C, and 3D show examples of good and bad gap-fill by ICP-CVD. FIG. 3A shows a partial fill attempted with no bias power. The porous film morphology and the "breadloaf" appearance of the film can be seen at the tip of the line. This eventually closes over to leave a void like that shown in FIG. 3B. These are also the structures that are preferentially sputtered away, since the sputtering yield is a maximum at 4%.degree.. FIG. 3B gives an example of unsuccessful fill where bias power was used, but the E/D was too low for the gap. Note that the breadleaves closed early in the process, leaving a large, deep gap. In FIG. 30 a tiny void formed just before the gap filled can be seen next to an otherwise identical gap that filled successfully. In this case E.D. was marginal. The layering was done

deliberately by depositing a thin Si-rich layer periodically and decorating the sample with the appropriate stain to bring out the composition contrast. This clearly shows how the gap fills from the bottom up, with little sidewall growth compared to that on horizontal surfaces. The 45.degree. facets formed above the lines by sputtering are also clearly visible. FIG. 3D shows how a moderate E/D process (100 sccm Ar) completely filled an aggressive gap. This shows that POR-CVD can fill aggressive structures.

growing a dielectric film by PECVD on the substrate, wherein the dielectric film fills substantially the gaps between electrically conductive lines on the substrate and wherein the gaps have a diameter of less than 0.5 .mu.m.

- 18. The method of claim 1, wherein the dielectric film comprises silicor. owide.
- 16. The method of claim 1 wherein the dielectric film comprises SiO.sub.2.
- 17. The method of claim 1, wherein the process gas includes a silicon and fluorine-containing reactants and the dielectric film comprises silicon oxyfluoride.
- The method of claim 1, wherein the gas mixture includes a nitrogen-containing gas and the dielectric film comprises silicon exymitride.

filling gaps between electrically conductive lines on the substrate by PECVD by introducing a first process gas comprising a noble gas and growing a first dielectric film in the gaps at a first deposition rate;

after filling a major portion or substantially all of the

each gap with the first <u>dielectric</u> film, depositing by PECVD a capping layer comprising a second <u>dielectric</u> film onto the surface of said first <u>dielectric</u> tilm by introducing a second process gas comprising a noble gas into the process thamber, said layer reing deposited at a second deposition rate that is higher than the first deposition rate wherein the gaps have a diameter of less than 0.5 .mu.m.

- 14. The method of claim 23, wherein the <u>dielectric</u> film comprises silicon.

  oxide, the first and second process gases including a silicon reactant and an oxygen reactant, the second process gas containing higher amounts of the silicon and oxygen reactants than the first process gas.
- 18. The method of claim 23, wherein the  $\frac{\text{dielectric}}{\text{comprises silicen}}$  film comprises silicen exide, and the first process gas includes a higher amount of the noble gas than the second process gas.
- 29. A method of depositing a  $\frac{\text{dielectric}}{\text{comprising the steps}}$  film substrate cf:

energizing the process gas into a plasma state by inductively occupling RF energy into the process chamber and growing a <u>dielectric</u> film on the substrate by PECVD the <u>dielectric</u> film being deposited in gaps between electrically conductive lines on the substrate wherein the gaps have a plasmeter of less than 1.5 .mu.m and the <u>dielectric</u> film substantially fills the gaps.

- 41. The method of claim 37, wherein the  $\frac{\text{dielectric}}{\text{comprises silicon}}$  film camprises silicon
- 41. The method of claim 37, wherein the dielectric rism comprises SiO.sub.2.

- 43. The method of claim 37, wherein the process gas includes a silicin and fluorine-containing reactants and the **dielectric** film comprises silicen implication.
- 44. The method of claim 29, wherein the gas mixture includes a nitrogen-containing gas and the **dielectric** film comprises silicon exymitride.

Shufflebotham, P. et al., "Biased Electron Cyclotron Fesonance Chemical-Vapor Deposition of Silicon Dioxide Inter-Metal <u>Dielectric</u> Thin Films" Materials
Science Forum, vol. 140-142 (1993) pp. 255-268, Trans Tech Fublications,
Switzerland.

Fukada, T. et al., "Preparation of SIOF Films with Low Dielectric Constant by ECR Plasma CVD" CUMIC Conference, Feb. 21-22, 1995, 1995 ISMIC--1018/95/0043, pp. 43-46.

Qian, L.Q., et al., "High Density Plasma Deposition and Deep Submicron Gap Fill with Low <u>Dielectric</u> Constant SiOF Films" CUMIC Conference, Feb. 21-22, 1995, 1995, ISMIC--101D/95/0050, pp. 50-56.

Miyajima, H. et al., "Water-absorption mechanisms of F-doped FECVD SiO.sub.2 with low-dielectric constant" VMIC Conference, Jun. 27-29, 1995; 1995.
ISMIC-104/95/391, pp. 391-393.

Fukada, T. et al., Preparation of SiOF Films with Low Dielectric Constant by ECF Plasma Chemical Vapor Deposition, Extended Abst. of the 1993 Intern. Conf. on Solid State Devices and Materials, Makuhari, 158-160, 1993.

US-PAT-ND: 6211040

DOCUMENT-IDENTIFIER: US 6211040 B1

TITLE: Two-step, low argon, HDP CVD oxide deposition

process

#### ----- FWTC -----

A method for depositing silicon dioxide between features has been achieved.

The method may be applied intermetal dielectrics,

interlevel dielectric, or

shallow trench isolations. This method prevents <u>dielectric</u> voids, corner

clipping, and plasma induced damage in very small feature applications.

Features, such as conductive traces, are provided overlying a semiconductor

substrate where the spaces between the features form gaps. A silicon dioxide

liner layer is deposited overlying the features and lining the gaps, yet

leaving the gaps open. The silicon dioxide liner layer depositing step is by

high density plasma, onemical vapor deposition (HDP CVD) using a das mixture

comprising silane, exygen, and argon. The argon gas pressure, chamber

pressure, and the sputter of energy are kept low. A silicon dismide gap

filling layer is deposited overlying the silicon dioxide liner layer to fill

the gaps, and the integrated circuit device is completed.

The silicon dickide

gap filling layer depositing step is by high density plasma, chemical vapor

deposition (HDF CVD) using a gas mixture comprising silane, cxygen, and argon.

The argon gas pressure and chamber pressure are kept low while the sputter rf energy is increased.

In HDP CVD, a traditional CVD process for depositing silicon dioxide is combined with a simultaneous sputtering process. As the silicon dioxide layer is deposited, it is also sputtered, or etched by the high-density plasma. By combining both a deposition and an etching action in the same process, a very dense and high quality silicon disxide layer may be formed. In addition, since the etching component can be anisotropically controlled, that is, can etch in specific directions, the HDP CVD offers a significant advantage for deposition of silicon dioxide inside gaps or trenches. The etching component can reduce the deposition rate on vertical sidewalls such that the gap can be filled from the bottom up without the top of the gap closing or pinching off. This prevents the formation of voids or keyholes in the silicon dicxide layer.

As shown in the preferred embodiment, the present invention provides a very manufacturable process for depositing silicon dioxide between features in the manufacture of integrated circuit devices. The unique two step process makes possible the deposition of silicon dioxide dielectric layers between even very closely spaced features while preventing the adverse effects of void formation, corner clipping, and plasma induced damage.